Redundant Safety Chip Unit V1

The content on this page was translated automatically.

  • Chip Safety Solution
  • Applicable up to SIL 3 / ASIL-D
  • Efficient communication structure
  • Efficient safety concept
  • Redundant safety architecture
  • Low energy consumption
  • Wide temperature application range
  • Optional IEC 61131 programming system available

Overview

The ReSCuV1 is a safety-related chip solution that has been specially designed and developed in accordance with the criteria of IEC 61508 for use in safety-critical applications. The system architecture is designed as an asynchronous multiprocessor system. The architectural design of the ReSCuV1 not only allows it to be used in the field of process technology (IEC 61508 / IEC 61511), but its special safety architecture also offers major advantages for use in safety applications in mechanical engineering (EN ISO 13849), automotive technology (ISO 26262) and railroad technology (CENELEC 5012x). A partially configurable input/output concept offers high flexibility. This concept allows an application to be connected flexibly and easily and offers major advantages in application adaptation compared with conventional structures. Different interfaces are available for communication with the outside world and offer a wide range of communication possibilities. This makes the ReSCuV1 the ideal safety core in embedded and safe IoT applications.

Possible standards:

  • IEC 61508
  • ISO 26262
  • EN ISO 13849
  • CENELEC 5012x

Optional programming options:

  • C, C++
  • IEC 61131: Structured Text, Function Blocks, SFC

System

-      32 bit CPU

-      32 KiB Cache / 32 KiB SRAM On-Chip

-      Up to 256 MiB externally addressable

-      DMA controller with 16 channels

-      Interrupt controller with 7 priority levels

-      4 x 32 bit timer

Communication

-      Fast Ethernet

-      QSPI

-      I2C

-      3 x UART

 Safety E / A

-      4 x DI

-      4 x DO

-      8 x GPIO

-      4 x PWM out (configurable)

-      4 x Counter in (configurable)

Other

-      1.8 V core / 3.3 V IO voltage

-      Power consumption < 600 mW

-      Applicable from -40°C to +125°C

-      CPGA 208 Package (for evaluation)

Evaluation Board available:

  • 16 MiB Flash, 16 MiB SRAM
  • Galvanically isolated IO:
    • 4 x 24V DI / 4 x 24V DO
    • 2 x 24V PWM out / 2 x 24V Counter in
    • 2 x ADC 0 - 10V
    • 2 x ADC 0 - 20 mA
  • 100 Mbit/s Ethernet port
  • SPI, I²C, 3 x UART, 2 x GPIO
  • RTC, I²C EEPROM on board
  • U-boot bootloader, uClinux available